Abstract-
I. INTRODUCTION
G RAPHENE, a 2-D monolayer sheet of carbon atoms [1] , has attracted considerable attention for high-frequency electronics [2] . The exquisite characteristics of graphene, particularly its high intrinsic carrier mobility and high carrier saturation velocity, make it a potential material for field-effect transistors (FETs) operating at millimeter-wave and terahertzwave frequencies [3] . The potential applications at these frequencies are predicted to have a significant societal impact, including high-speed wireless communication links [4] and security imaging [5] . Practically, to implement such systems based on a graphene platform, the development of graphene FET (G-FET)-based integrated circuits is necessary [6] .
However, the reported operating frequencies of G-FET integrated circuits are all below 30 GHz [7] , [8] . Undeniably, the obstacle for active G-FET circuits is still the low extrinsic maximum frequency of oscillation ( f max ) for G-FETs, which is limited to less than 40 GHz [9] , [10] . Consequently, the active G-FET-based circuits are currently restricted to the microwave range [10] , [11] . Thus, extensive efforts have been focused on passive G-FET device applications and circuit demonstrators, which are decoupled from f max . At higher frequencies, millimeter-wave [12] - [14] and terahertz power detectors [15] , [16] have been reported. Additionally, frequency translating mixers have been widely investigated in different configurations. The fundamental single-ended [17] and double-balanced [18] resistive G-FET mixers have achieved the conversion loss (CL) values of 14 dB at 2 GHz and 33 dB at 3.6 GHz, respectively. These mixers, however, do not utilize the inherent symmetry of the G-FET channel resistance. To this end, the subharmonic resistive G-FET mixer was proposed at Chalmers [19] , and it has been reported to reach a CL of 19 dB at 24-31 GHz [8] . The G-FET subharmonic mixer implementation uses a single transistor and no balun is required, making the circuit topology more compact. Evidently, an enhanced operating frequency and an improved performance of the G-FET integrated circuits are the keys to satisfying the expectations for graphene electronics.
In this paper, we report an integrated subharmonic resistive G-FET mixer circuit on Si operating at 185-215 GHz, which is the highest reported for any graphene integrated circuit. The primary motivation for using a subharmonic mixer in this paper is to reduce the frequency of the necessarily high power local oscillator (LO) source. The circuit is designed in coplanar waveguide (CPW) technology, which is predominant when approaching submillimeter-wave frequencies [20] due to the relaxed requirement on substrate thickness compared with the microstrip technology [21] . Due to the lack of CPW models in current CAD packages, full-wave EM simulations are applied for the design of the circuit. Subsequently, the resulting S-parameter matrices are inserted into a harmonic balance simulator [22] , which predicts frequency generation in the G-FET, to simulate the complete mixer performance.
The results in this paper represent an optimized design of the mixer circuit presented in [23] . Metalized airbridges are added to the updated mixer circuit to balance the potentials of the ground planes as well as to ensure single-mode wave propagation at the circuit T-junctions. Moreover, a more thorough characterization is presented: RF and IF frequency sweeps, LO power and gate bias dependences, port isolations, and return loss. The measurements yield a record CL for graphene-based mixers of 29 ± 2 dB in the 185-210-GHz band, which is 5 dB less than [23] . The performance of our G-FET mixer on silicon is inferior to both GaAs HEMT [24] and CMOS [25] . Nevertheless, if the process on Si is adapted to flexible substrates [26] , then the results in this 0018-9480 © 2016 IEEE. Translations and content mining are permitted for academic research only. Personal use is also permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
paper show promise for ubiquitous graphene millimeter-wave electronics.
II. MIXER G-FET DESIGN AND FABRICATION
There are two main FET mixer operating principles, namely, transconductance (active) mixer and resistive (passive) mixer. Accordingly, either the transconductance (g m ) or the channel resistance (R ds ) is swept in a time-varying periodic manner as g m (t) or R ds (t), respectively. Because of the relatively low transconductance, the reported G-FET-based active mixers have exhibited poor performance [27] . Moreover, the unique symmetry of electron and hole conduction in the G-FET transfer characteristics makes it suitable for the subharmonic resistive mixing concept. This symmetry enables mixing at the first harmonic of the LO frequency using only one G-FET. In contrast, with traditional unipolar FETs, a balun is required to feed the LO signal 180°out-of-phase to the gates of two devices [28] . In addition, a passive mixer is the only option at millimeter waves due to the low f max of G-FETs.
A. Mixer G-FET Design
In a G-FET-based subharmonic resistive mixer, the drain is unbiased and the gate is biased at the Dirac point. Under such conditions, applying the LO to the G-FET gate makes the periodically swept channel resistance primarily contain the first harmonic of the LO frequency. For a resistive mixer, the CL can be determined by [29] 
Here, max and min are the reflection coefficients that are observed when looking into the drain of the G-FET when the time-varying channel resistance is maximum and minimum, respectively. Mathematically, it is the maximum and minimum of the standard expression
where Z 0 is the embedding impedance, typically 50 . Ideally, a minimum CL of 3.9 dB is attainable for the given R max → ∞ and R min → 0. As a general rule, to minimize the CL, a high max and a low min are required, which correspond to R max Z 0 and R min Z 0 , respectively. Thus, G-FETs with a high current ON-OFF ratio and an impedance level of
Special care must be taken when designing G-FETs for resistive mixers due to the lack of a bandgap in graphene, which results in a low current ON-OFF ratio in G-FETs. The drain-source resistance of G-FETs is given by R ds = R channel + R c . Here, R channel is the gate variable G-FET channel resistance, which is essentially proportional to L channel /W channel . Furthermore, R c is the contact resistance at the graphene-metal interface and access resistance that scales with the gate width, W gate . To obtain a lower R min , a wide device is necessary. However, this requirement simultaneously reduces R max because G-FETs have no OFF state. Moreover, the gate capacitance must be considered in millimeter-wave designs because it limits the mixer performance at high frequencies. The total gate capacitance is proportional to the channel area, L channel · W channel , and it also increases in a wider device. In a standard G-FET design, L channel = L gate and W channel = W gate , which limit the degrees of freedom in the device design.
To relieve this tradeoff problem in the device dimensions, bow-tie-shaped nanoconstrictions in the G-FET channel can be used [30] . The impedance of an individual constriction channel is reported to be 1-2 k , which is considerably higher than the typical 50-embedding impedance. Therefore, an array of parallel bow-tie-shaped G-FET channels, yielding W gate > W channel , are used to achieve a higher current ON-OFF ratio and a proper impedance level. Moreover, using constrictions, the gate capacitance is reduced by a factor of ∼3, which results in a better performance of the G-FETs at high frequencies. This approach was utilized in the resistive mixer in [8] , resulting in a G-FET with an ON-OFF ratio of ∼7 for exfoliated graphene.
In our approach, harmonic balance simulations with the large-signal G-FET model in Fig. 1 were used to optimize the device design to obtain the lowest CL at 200 GHz. The IV model was implemented following the approach in [31] , while the capacitors were assumed to be linear and to contribute negligibly to the mixing performance. The G-FET dimensions were swept for the given area-normalized gate oxide capacitance C ≈ 100 fF/cm 2 extracted from S-parameters [14] and under the assumption of C gs ≈ C gd for the unbiased G-FET. Furthermore, the contact resistance normalized to gate width was taken to be R s W gate = R d W gate ≈ 800 μm. Finally, the images in Fig. 2 illustrate the chosen optimum dimensions of the G-FET for obtaining the lowest CL at f RF = 200 GHz. The component has a gate length of 0.5 μm, where the gatedrain and the gate-source gaps are 0.1 μm. The gate width is set to be 80 μm (2× 40 μm) and the optimal channel width is 12 μm (2 × 6 μm), i.e., ∼120 constrictions each with a width of ∼100 nm. This channel width yields nominal intrinsic gate capacitors C gs = C gd ≈ 11 fF for the unbiased G-FET.
B. G-FET Fabrication and DC Characterization
To fabricate the G-FET, a graphene sample was first produced using the chemical vapor deposition (CVD) process on the copper film and transferred to a highly resistive silicon substrate (10-k ·cm bulk resistivity) covered by 90-nm SiO 2 . Subsequently, the G-FETs were fabricated using an electron beam lithography-based process. First, a directional 50-mtorr pressure O 2 plasma etching step was applied to define mesas and pattern the channel into nanoconstrictions. Then, ohmic contacts were aligned onto the mesas and formed by the evaporation of 1-nm Ti, 15-nm Pd, and 100-nm Au followed by lift-off. Subsequently, the gate dielectric of ∼ 20-nm Al 2 O 3 was formed by atomic layer deposition seeded by naturally oxidized Al. Finally, the gate fingers, which were metalized by 250-nm Al, 10-nm Ti, and 50-nm Au, were evaporated and lifted off. Importantly, the process is scalable to wafer size.
The measured and simulated dc transfer characteristics of the two fabricated mixer G-FETs included in this paper are shown in Fig. 3 . As shown, the resulting current ON-OFF ratios achieved for the CVD G-FETs with L gate = 0.5 μm are ∼4-5. The model parameters extracted from the dc transfer characteristics are listed in Table I . The unintentional variability is due to the poor reproducibility of the fabrication process currently encountered for CVD graphene.
III. MIXER CIRCUIT DESIGN AND FABRICATION

A. Mixer Circuit Design
The subharmonic mixer was designed to downconvert the center frequency f RF = 200 GHz to f IF = 1 GHz. Thus, the LO frequency band is centered around 100.5 GHz. The circuit topology of the proposed mixer is shown in Fig. 4(a) . The IF signal readout is through a bandstop filter, which consists of a quarter wavelength open stub and a quarter wavelength transmission line at the RF frequency. Coupled line bandpass filters are utilized at both the LO port branch and the RF port branch to block the dc gate bias and the IF signal, respectively. The G-FET requires a bias of V gs = V dirac for optimum subharmonic mixing performance. Rather than applying high-order coupled line filters, because f LO ≈ f RF /2, first-order filters are preferred to simplify the circuit and to reduce its footprint. However, because of the narrowband characteristics of the IF port stub filter and the broadband property of the RF port coupled line filter, neither the IF nor RF filters are capable of completely attenuating the LO signal. Therefore, an additional quarter-wavelength bandstop filter at the LO frequency was added on the drain side to improve both the LO-RF and LO-IF rejection capabilities.
The circuit was implemented by CPW transmission lines, as depicted in Fig. 4(b) . The physical circuit dimensions are listed in Table II . The 50-CPW lines have center conductor widths designed to be 10 μm, with two 15-μm gaps at both sides, for a convenient connection to the G-FET. The lengths and characteristic impedances of the stubs were optimized for [21] . Moreover, a relatively lower risk of parasitic mode propagation and a lower dispersion for a given substrate thickness make CPW competitive with microstrip in millimeter-wave circuits [32] . However, T-junctions are often inevitable in circuit design, particularly when using stub filters. A parasitic slotline mode can be excited at such discontinuities unless metal airbridges are inserted in the circuit to keep the electric potential the same between two sides of the CPW ground planes. In addition, a parasitic parallel plate waveguide mode may propagate if the substrate is too thick in terms of the circuit operating wavelength. In both cases, the energy is radiated rather than propagated, resulting in high loss. To ensure suppression of parasitic effects and for layout dimensional optimization, full-wave EM simulations (CST Microwave Studio, finite-difference time-domain) were applied. Based on these simulations, the silicon substrate thickness was selected to be 100 μm. The transmission between the LO and RF ports and a 50 port at the G-FET position was simulated. The improvement from adding the metal airbridges is clearly demonstrated: 0.6-and 2.3-dB reductions in loss are achieved at the 100-GHz LO passband center and the 200-GHz RF passband center, respectively. In addition, ∼30% larger RF bandwidth is achieved due to the wider stopband of the RF stub filter. This result directly demonstrates the improved mixer performance in this paper compared with that in [23] .
B. Circuit Fabrication and S-Parameter Characterization
The circuit layer was overlaid on the G-FET using e-beam lithography and e-gun evaporation of 20-nm Ti and 500-nm Au after etching the Al 2 O 3 dielectric layer to form a proper contact. Next, the silicon substrate was lapped down to the intended 100-μm thickness. Finally, the airbridges were added with an ∼1.5-μm separation to the center conductor using a conformal PMGI support layer. As illustrated in Fig. 4(b) , the final circuit measured 0.7 × 1.3 mm 2 .
To verify the functions of the filters, separate circuits were fabricated in parallel to the mixers, where the G-FET was replaced by a through CPW line. The ports were oriented to allow individual two-port S-parameter measurements in all possible combinations, leaving the other two ports open. The on-wafer S-parameters were measured wideband (≤145 GHz) using an Anritsu ME7838A VNA equipped with millimeter-wave extenders and in the WR-5.1 waveguide band (140-220 GHz) with Keysight N5247A PNA-X and VDI extenders. In both cases, LRRM calibrations on a Cascade 138-356 impedance standard substrate were used. Through an intermediate conversion to Z-parameters, the full S-parameter matrix of the four-port can be derived [33] . Based on the measured S-parameters, the LO-IF and LO-RF isolations are both >15 dB, as shown in Fig. 5 , and the RF-IF isolation is >10 dB, as shown in Fig. 6 , across the mixer band.
IV. MIXER CHARACTERIZATION
A. Mixer Measurement Setup
The fabricated G-FET subharmonic mixer was characterized on-wafer using waveguide-interfaced GSG microprobes. A photograph and a schematic illustration of the full setup are presented in Fig. 7 . The LO chain consists of an OML ×6 multiplied source and a W-band power amplifier, followed by a mechanical attenuator to control the LO power level. The LO power was measured at the attenuator WR-10 output waveguide using an Agilent E4419B power meter together with a W8486A power sensor. Compensating for the LO probe loss, the power at the mixer LO port is 12.5-11.5 dBm for the LO frequency range 93-108 GHz. The RF power level was automatically leveled at the output waveguide flange of the VDI WR-5.1 extender using the PNA-X reference receiver. The RF probe loss was subsequently subtracted to calculate the actual power at the mixer RF port on-wafer. Finally, the IF signal power was monitored using an FSU26 spectrum analyzer.
B. Mixer Characterization Results
Initially, the subharmonic G-FET mixer was biased at the Dirac point (V gs = V dirac ) for the best performance. Sweeping the LO frequency to maintain a fixed IF frequency of 1 GHz, the mixer CL was measured to be 29 ± 2 dB across the RF frequency range 185-210 GHz. The full plot in Fig. 8 shows an overall minimum CL of 27.5 dB at 192.5 GHz. The result for our previous mixer [23] is presented in Fig. 9 for comparison. Notably, a 5-dB lower CL is measured in this paper. The reasons for this improvement Fig. 9 . CL versus RF frequency for the subharmonic G-FET integrated resistive mixer circuit in [23] . The LO frequency is swept and the IF frequency fixed. Inset: P IF versus P RF at f RF = 200 GHz. are the decreased loss of the CPW circuit, as discussed in Section III-A, and the somewhat higher LO power in the measurement setup. However, the enhancement is diminished by the less ideal transfer characteristics of the G-FET, as shown in Fig. 3 . Simulating the G-FET from [23] together with the new filter designs, a further decrease in the mixer CL to CL min,sim ≈ 22 dB appears to be feasible. In conclusion, this represents an estimated 6-dB improvement from the new filters (see Fig. 9 ). Similarly, the improved bandwidth and the lower center frequency shift in the new mixer are due to the parasitic mode suppression from the metal airbridges. Nevertheless, the mixer RF bandwidth is limited by the narrowband characteristics of the LO and RF stopband stub filters. Moreover, the measured IF output power versus RF input power is depicted in the insets of Figs. 8 and 9 to confirm the linear operation regime for both mixers. There was not sufficient output power from the RF source to drive the mixer into saturation.
The high sensitivity of the CL to gate bias voltage is demonstrated in Fig. 10 . This result is a consequence of the fact that the mixer utilizes the symmetrical transfer characteristics of the G-FET. Quantitatively, the CL increases by as much as 8 dB when deviating ±1 V from the Dirac point. A possible Fig. 11 . Extraction of the 3-dB IF bandwidth of the mixer to be ∼15 GHz.
reason for the discrepancy between the measurement and the simulation of the mixer in Fig. 9 could be the instability of the G-FET [23] . A Dirac point drift of ±0.4 V during the measurements could already provide a 2-dB deviation.
The measured and simulated CLs versus the IF frequency are shown in Fig. 11 as measured by sweeping the RF frequency at a fixed LO frequency. At the high RF operating frequency and with the intentionally broadband design of the RF coupled line filter, the mixer presents a relatively large IF bandwidth. To verify that the simulated trend overlaps the measurement, an offset is added to the simulation. In this way, the 3-dB IF bandwidth is extracted to be ∼15 GHz.
As illustrated in Fig. 12 , a major drawback of the resistive mixer in this paper is the high LO power required to minimize the CL. This high power is necessary to properly pump the G-FET mixer device between the ON and OFF states. As shown in comparison with Table III, at LO power levels typically used in CMOS and HEMT millimeter-wave resistive mixers in the same frequency range, the G-FET resistive mixer CL increases by 5-10 dB compared with the best value. The higher graphene mobility and the scaling of the gate oxide thickness could both mitigate the LO power requirement.
Finally, the measured and simulated reflection coefficients on the RF port of the mixer are presented in Fig. 13 . In this case, there is no LO pump, the G-FET is unbiased, and the IF port is left as an open circuit. Fig. 13 also shows the simulated return loss for the mixer under the real operating conditions with the G-FET biased at the Dirac point and the IF port terminated in 50 . The estimated return loss under such realistic operating conditions is ≥10 dB across the RF band. Note that the probing pads are not de-embedded. These act as short low-impedance (35 ) transmission lines and effectively present shunt capacitances to the CPW lines. This reduces the return loss particularly at the high-frequency RF port.
The performance in this paper is compared with those of other resistive mixer technologies and other implementations of G-FET resistive mixers in Tables III and IV, respectively. TABLE IV   PERFORMANCE COMPARISON OF GRAPHENE-BASED FREQUENCY MIXERS   † RESISTIVE G-FET MIXERS  ‡ NONLINEAR GRAPHENE FILMS As shown, our results represent a sevenfold improvement in operating frequency compared with the results of the previously reported G-FET integrated mixer circuits. In the frequency range considered in this paper, only waveguidemounted and high-order (n ≥ 6) harmonic mixers based on nonlinear generation in graphene films have been previously reported [38] . Compared with such a frequency mixer implementation, the integrated G-FET mixer presented in this paper represents a significant performance improvement (∼35 dB), albeit at a lower harmonic order. However, our G-FET mixer is still worse than CMOS and particularly III-V HEMT resistive mixers both in terms of CL and the required LO power. This is of particular concern in applications that demand high receiver sensitivity because the G-FET resistive mixer noise figure at room temperature is at best equal to the CL [37] .
V. CONCLUSION
In this paper, a 200-GHz integrated subharmonic resistive mixer based on a single G-FET was reported. An array of nanoconstrictions was applied in the G-FET channel to simultaneously obtain an impedance level of ∼50 and a current ON-OFF ratio of ≥4. The mixer was realized in the airbridged CPW technology on a 100-μm highly resistive silicon substrate to avoid parasitic mode propagation. The circuit S-parameters were measured broadband up to 220 GHz to verify its operation.
The mixer CL over the RF frequency band through 185-210 GHz was measured to be 29 ± 2 dB with 12.5-11.5 dBm of LO power. The mixer shows ∼15 GHz of 3-dB IF bandwidth. These results represent the state-of-the-art performance among reported G-FET based mixers both in terms of operating frequency and performance. Our integrated mixer circuit demonstrator on silicon is a step toward the potential future utilization of CVD graphene in ubiquitous millimeterwave and even terahertz-wave receivers. Nevertheless, material growth and transfer and G-FET process optimization are necessary to improve the mobility, contact resistance, and ON-OFF ratio. In this way, the problem of poor CL in the G-FET mixer can be amended at relaxed LO power.
